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ABSTRACT
While cluster computing frameworks are continuously evolv-
ing to provide real-time data analysis capabilities, Apache
Spark has managed to be at the forefront of big data analyt-
ics for being a unified framework for both, batch and stream
data processing. There is also a renewed interest is Near
Data Computing (NDC) due to technological advancement
in the last decade. However, it is not known if NDC archi-
tectures can improve the performance of big data processing
frameworks such as Apache Spark. In this position paper,
we hypothesize in favour of NDC architecture comprising
programmable logic based hybrid 2D integrated processing-
in-memory and in-storage processing for Apache Spark, by
extensive profiling of Apache Spark based workloads on Ivy
Bridge Server.
1. INTRODUCTION
With a deluge in the volume and variety of data collect-
ing, web enterprises (such as Yahoo, Facebook, and Google)
run big data analytics applications using clusters of com-
modity servers. While cluster computing frameworks are
continuously evolving to provide real-time data analysis ca-
pabilities, Apache Spark [27] has managed to be at the fore-
front of big data analytics for being a unified framework for
SQL queries, machine learning algorithms, graph analysis
and stream data processing. Recent studies on characteriz-
ing in-memory data analytics with Spark show that (i) in-
memory data analytics are bound by the latency of frequent
data accesses to DRAM [15] and (ii) their performance de-
teriorates severely as we enlarge the input data size due to
significant wait time on I/O [6].
The concept of near-data computing (NDC) is regain-
ing the attention of researchers partially because of tech-
nological advancement and partially because moving the
compute closer to the data where it resides, can remove
the performance bottlenecks of big data analysis workloads.
The umbrella of NDC covers 2D-integrated Processing-In-
Memory, 3D-stacked Processing-In-Memory (PIM) and In-
Storage Processing (ISP). Existing studies show efficacy of
processing-in-memory (PIM) approach for simple map-reduce
applications [13, 21], graph analytics [5, 20], machine learn-
ing applications [9,16] and SQL queries [19,26]. Researchers
also show the potential of processing in non-volatile memo-
ries for I/O bound big data applications [10, 23, 25]. How-
ever, it is not clear which aspect of NDC (high bandwidth,
improved latency, reduction in data movement, etc..) will
benefit state-of-art big data frameworks like Apache Spark.
Before quantifying the performance gain achievable by NDC
for Spark, it is pertinent to answer which form of NDC (PIM,
ISP) would better suit Spark workloads?
To answer this, we characterize Apache Spark workloads
into compute bound, memory bound and I/O bound. We
use hardware performance counters to identify the memory
bound applications and OS level metrics like CPU utiliza-
tion, idle time and wait time on I/O to filter out the I/O
bound applications in Apache Spark and position in favour
of an NDC architecture with programmable logic based hy-
brid ISP and 2D integrated PIM.
2. BACKGROUND AND RELATED WORK
2.1 Spark
Spark is a cluster computing framework that uses Resilient
Distributed Datasets (RDDs), which are immutable collec-
tions of objects spread across a cluster. Spark program-
ming model is based on higher-order functions that execute
user-defined functions in parallel. These higher-order func-
tions are of two types: “Transformations” and “Actions”.
Transformations are lazy operators that create new RDDs,
whereas Actions launch a computation on RDDs and gen-
erate an output. When a user runs an action on an RDD,
Spark first builds a DAG of stages from the RDD lineage
graph. Next, it splits the DAG into stages that contain pipe-
lined transformations with narrow dependencies. Further, it
divides each stage into tasks, where a task is a combination
of data and computation. Tasks are assigned to executor
pool of threads. Spark executes all tasks within a stage be-
fore moving on to the next stage. Finally, once all jobs are
completed, the results are saved to file systems.
Spark MLlib is a machine learning library on top of Spark-
core. GraphX enables graph-parallel computation in Spark.
Spark SQL is a Spark module for structured data process-
ing. It provides Spark with additional information about
the structure of both the data and the computation being
performed. This extra information is used to perform ex-
tra optimization. Spark Streaming provides a high-level ab-
straction called discretized stream or DStream, which repre-
sents a continuous stream of data. Internally, a DStream is
represented as a sequence of RDDs. Spark streaming can re-
ceive input data streams from sources such as kafka. It then
divides the data into batches, which are then processed by
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the Spark engine to generate the final stream of results in
batches.
2.2 Near Data Computing
The umbrella of near-data computing covers both pro-
cessing in memory and in-storage processing. A survey [24]
highlights historical achievements in technology that enables
Processing-In-Memory (PIM) and various PIM architectures.
It depicts PIM’s advantages and challenges. Challenges of
PIM architecture design are the cost-effective integration of
logic and memory, unconventional programming models and
lack of inter-operability with caches and virtual memory.
PIM approach can reduce the latency and energy con-
sumption associated with moving data back-and-forth through
the cache and memory hierarchy, as well as greatly increase
memory bandwidth by sidestepping the conventional memory-
package pin-count limitations. There exists a continuum of
computing that can be embedded “in memory” [17]. This in-
cludes i) software transparent applications of logic in mem-
ory, ii) fixed function accelerators, iii) bounded operand PIM
operations, which can be specified in a manner that is con-
sistent with existing instruction-level memory operand for-
mats, directly encoded in the opcode in the instruction set
architecture, iv) compound PIM operations, which may ac-
cess an arbitrary number of memory locations and perform
number of different operations and v) fully programmable
logic in memory, either a processor or re-configurable logic
device.
2.3 Applications of PIM
PIM for Map-Reduce: For Map-Reduce applications,
prior studies [13, 21] propose simple processing cores in the
logic layer of 3D-stacked memory devices to perform Map
operations with efficient data access and without hitting
the memory bandwidth wall. The reduce operations despite
having random memory access patterns are performed on
the central host processor.
PIM for Graph Analytics: The performance of graph
analytics is bound by the inability of conventional process-
ing systems to fully utilize the memory bandwidth and Ahn
et al. [5] propose in-order cores with graph processing spe-
cific prefetchers in the logic layer of 3D-stacked DRAM to
fully utilize the memory bandwidth. Graph traversals are
bounded by irregular memory access patterns of graph prop-
erty and a study [20] proposes to offload the graph property
to hybrid memory cube [1] (HMC) by utilizing the atomic
requests described in HMC 2.0 specification (that is limited
to only integer operations and one memory operand).
PIM for Machine Learning: Lee et al. [16] use State
Synchronous Parallel (SSP) model to evaluate asynchronous
parallel machine learning workloads and observe that atomic
operations are the hotspots and propose to offload them onto
logic layers in 3D stacked memories. These atomic oper-
ations are overlapped with main computation to increase
the execution efficiency. K-means, a popular machine learn-
ing algorithm, is shown to benefit from higher bandwidth
achieved by physically bonding the memory to the package
containing processing elements [9]. Another proposal [11] is
to use content addressable memories with hamming distance
units in the logic layer to minimize the impact of significant
data movement in k-nearest neighbours.
PIM for SQL queries: Researchers also exploit PIM
for SQL queries. The motivation for pushing select query
down to memory is reduce data movement by pushing only
relevant data up the memory hierarchy [26]. Join query can
exploit 3D stacked PIM as it is characterized by irregular
access patterns, but near-memory algorithms are required
that consider data placement and communication cost and
exploit locality with in one stack as much as possible [19]
PIM for Data Re-organization operations: Another
application of PIM is to accelerate data access and to help
CPU cores to compute on complex linked data structures by
efficiently packing them into the cache. Using strided DMA
units, gather/scatter hardware and in-memory scratchpad
buffers, the programmable near memory data rearrangement
engines proposed in [12] perform fill and drain operations to
gather the blocks of application data structures.
2.4 In-Storage Processing
Ranganathan et al. [23] propose nano-stores that co-locates
processors and non-volatile memory on the same chip and
connect to one another to form a large cluster for data-
centric workloads that operate on more diverse data with
I/O intensive, often random data access patterns and lim-
ited locality. Chang et al. [10] examine the potential and
limit of designs that move compute in close proximity of
NVM based data stores. The limit study demonstrates sig-
nificant potential of this approach (3-162x improvement in
energy-delay product) particularly for I/O intensive work-
loads. Wang et al. [25] observe that NVM is often naturally
incorporated with basic logic like data comparison write or
flip-n-write module and exploit the existing resources inside
memory chips to accelerate the key non-compute intensive
functions of emerging big data applications.
2.5 Big Data Frameworks and NDC
Even though NDC seems promising for applications like
map-reduce, machine learning algorithms, SQL queries and
graph analytics, but the existing literature lacks a study
that identifies the potential of NDC for big data process-
ing frameworks like Apache Spark, which run on top of Java
Virtual Machine and use map-reduce programming model to
enable machine learning, graph analysis and SQL processing
on batched and streaming data. One can argue that previ-
ous NDC proposals made only by studying the algorithms
can be extrapolated to the big data frameworks but we re-
fute the argument by stating that earlier proposal of using
3D-Stacked PIM for map reduce applications [13, 21] was
motivated by the fact that the performance of map phase is
limited by the memory bandwidth. Our experiments show
that Apache Spark based map-reduce workloads don’t fully
utilize the available memory bandwidth. Prior work [8] also
shows that high bandwidth memories are not needed for
Apache Spark based workloads.
3. METHODOLOGY
Our study of identifying the potential of NDC to boost
the performance of Spark workloads is based on matching
the characteristics the Apache Spark based workloads to dif-
ferent forms of NDC (2D integrated PIM, 3D Stacked PIM,
ISP)
3.1 Workloads
Our selection of benchmarks is inspired by [8]. Table 1
shows the description of benchmarks. Big Data Generator
Suite (BDGS), an open source tool is used to generate syn-
thetic data sets based on raw data sets [18].
Table 1: Spark Workloads
Spark
Library
Workload Description
Input
data-sets
Spark Core
Word Count
(Wc)
counts the number of occurrence of each word in a text file Wikipedia
Entries
Grep (Gp)
searches for the keyword The in a text file and filters out the
lines with matching strings to the output file
Sort (So) ranks records by their key
Numerical
Records
NaiveBayes
(Nb)
runs sentiment classification
Amazon
Movie
Reviews
Spark Mllib
K-Means
(Km)
uses K-Means clustering algorithm from Spark Mllib.
The benchmark is run for 4 iterations with 8 desired clusters
Numerical
Records
Sparse
NaiveBayes
(SNb)
uses NaiveBayes classification alogrithm from Spark Mllib
Support Vector
Machines (Svm)
uses SVM classification alogrithm from Spark Mllib
Logistic
Regression(Logr)
uses Logistic Regression alogrithm from Spark Mllib
Graph X
Page Rank (Pr)
measures the importance of each vertex in a graph.
The benchmark is run for 20 iterations
Live
Journal
Graph
Connected
Components (Cc)
labels each connected component of the graph with the
ID of its lowest-numbered vertex
Triangles (Tr)
determines the number of triangles passing through
each vertex
Spark
SQL
Aggregation
(SqlAg)
implements aggregation query from BigdataBench
using DataFrame API
TablesJoin (SqlJo)
implements join query from BigdataBench
using DataFrame API
Difference
(Sql Diff)
implements difference query from BigdataBench
using DataFrame API
Cross Product
(Sql Cro)
implements cross product query from BigdataBench
using DataFrame API
Order By
(Sql Ord)
implements order by query from BigdataBench
using DataFrame API
Spark
Streaming
Windowed
Word Count
(WWc)
generates every 10 seconds, word counts over the last
30 sec of data received on a TCP socket every 2 sec. Wikipedia
Entries
Stateful Word
Count (StWc)
counts words cumulatively in text received from the network
every sec starting with initial value of word count.
Network Word
Count (NWc)
counts the number of words in the text, received from a data
server listening on a TCP socket every 2 sec and print the
counts on the screen. A data server is created by running
Netcat (a networking utility in Unix systems for creating
TCP/UDP connections)
3.2 System Configuration
To perform our measurements, we use a current dual-
socket Intel Ivy Bridge server (IVB) with E5-2697 v2 proces-
sors, similar to what one would find in a datacenter. Table 2
shows details about our test machine. Hyper-Threading and
Turbo-boost are disabled through BIOS during the experi-
ments
Table 3 lists the parameters of JVM and Spark after tun-
ing. For our experiments, we configure Spark in local mode
in which driver and executor run inside a single JVM. We
use HotSpot JDK version 7u71 configured in server mode
(64 bit) and use Parallel Scavenge (PS) and Parallel Mark
Sweep for young and old generations respectively as recom-
mended in [6]. The heap size is chosen such that the memory
consumed is within the system.
3.3 Measurement Tools and Techniques
We use Intel Vtune Amplifier [2] to perform general micro-
architecture exploration and to collect hardware performance
counters. All measurement data are the average of three
measure runs; Before each run, the buffer cache is cleared
to avoid variation in the execution time of benchmarks. We
use linux iotop command to measure the total disk band-
width. To find sustained maximum bandwidth, we compile
the OpenMP version of STREAM [3] using Intel’s ICC com-
Table 2: Machine Details.
Component Details
Processor Intel Xeon E5-2697 V2, Ivy Bridge micro-architecture
Cores 12 @ 2.7GHz (Turbo up 3.5GHz)
Threads
2 per Core (when Hyper-Threading
is enabled)
Sockets 2
L1 Cache
32 KB for Instruction and
32 KB for Data per Core
L2 Cache 256 KB per core
L3 Cache (LLC) 30MB per Socket
Memory
2 x 32GB, 4 DDR3 channels, Max BW 60GB/s
per Socket
OS Linux Kernel Version 2.6.32
JVM Oracle Hotspot JDK 7u71
Spark Version 1.5.0
Table 3: Spark and JVM Parameters for Different
Workloads.
Parameters
Batch
Processing
Workloads
Stream
Processing
WorkloadsSpark-Core,
Spark-SQL
Spark Mllib,
Graph X
spark.storage.memoryFraction 0.1 0.6 0.4
spark.shuffle.memoryFraction 0.7 0.4 0.6
spark.shuffle.consolidateFiles true
spark.shuffle.compress true
spark.shuffle.spill true
spark.shuffle.spill.compress true
spark.rdd.compress true
spark.broadcast.compress true
Heap Size (GB) 50
Old Generation Garbage Collector PS Mark Sweep
Young Generation Garbage Collector PS Scavenge
piler. We use linux top command in batch mode and monitor
only java process of Spark to measure %usr (percentage CPU
used by user process) and %io (percentage CPU waiting for
I/O)
4. EVALUATION
4.1 The case of ISP for Spark
Figure 1b shows the average amount of data read from
and written to the disk per second for different Spark work-
loads. The data reveal that on average across the workloads,
total disk bandwidth consumption is 56 MB/s. The SATA
HDD installed in the machine under test can support up to
164.5 MB/s of 128 KB sequential reads and writes. How-
ever, the average response time for 4 KB reads and writes are
1803.41ms and 1305.66ms respectively [4]. This implies that
Spark workloads do not saturate the bandwidth of SATA
HDD but the latency of I/O operations are detrimental to
the performance of Spark workloads.
Figure 1a shows average percentage CPU, a) used by Spark
java process, b) in system mode c) waiting for I/O and d) in
idle state during the execution of different Spark workloads.
Even though the number of Spark worker threads are equal
to the number of CPUs available in the system, during the
execution of Spark SQL queries, only 8.97% CPUs are in
user mode, 22.93% CPUs are waiting for I/O and 63.52%
CPUs are in idle state. We see similar characteristics for
Grep and Sort.
Grep, WordCount, Sort, NaiveBayes, Join, Aggregation,
Cross Product, Difference and Orderby queries are all non
iterative workloads, the data is read from and written to
disk through out the execution period of workloads (see Fig-
ure 1e) and compute intensity varies from low to medium
and the amount of data written to the disk also varies. For
all these disk based workloads, we recommend in-storage
processing. Since these workloads differ in the compute
intensity, putting simple in-order cores would be less ef-
fective as compared to programmable logic, which can be
programmed with workload specific hardware accelerators.
Moreover, using hardware accelerators inside the NAND
flash can free up the resources at the host CPU, which in
turn can be used for other compute-intensive tasks.
4.2 The case of PIM for Apache Spark
When Graph-X workloads are run, 45.15% CPUs are in
the user mode, 3.98% CPUs wait for I/O and 44.63% CPUs
are in the idle state. Pagerank, Connected Components and
Triangle counting are iterative applications on graph data,
which can easily fit in the main memory. All these workloads
have a phase of heavy I/O with moderate cpu utilization
followed by the phase of high cpu utilization and negligible
I/O (see Figure 1g) These workloads is dominant by the
second phase.
During the execution of stream processing workloads, 39.52%
CPUs are in the user mode, 2.29% CPUs wait for I/O and
55.78% CPUs are in the idle state. The wait time on I/O
for stream processing workloads is negligible (see Figure 1f)
due the streaming nature of the workloads but the cpu uti-
lization also varies from low to high.
For Spark MLlib workloads, the percentage of CPUs in
user mode, waiting for I/O and in idle state are 60.27%,
9.56% and 25.48. SVM and Logistic Regression are pha-
sic in terms of I/O. The training phase has significant I/O
and also high CPU utilization, whereas the testing phase
has negligible I/O and high CPU utilization because before
the training starts, the input data is split into training and
testing data and are cached in the memory.
Since DRAM bound stalls are higher than L3 bound stalls
and L1 bound stalls for most of the Graph-X, Spark Spark
Streaming and Spark MLlib workloads (see Figure 1c), it
means that CPUs are stalled waiting for the data to be
fetched from the main memory and not by the caches(for
detailed analysis see [6, 7, 15]). So, instead of moving the
data back and forth through the cache hierarchy in between
the iterations, it would be beneficial to use programmable
logic based processing-in-memory. As a result, application
specific hardware accelerators are brought closer to the data,
which will reduce the data movement and improve the per-
formance of Spark workloads.
4.3 The case of 2D integrated PIM instead of
3D stacked PIM for Apache Spark
According to Jacob et al. [14], the bandwidth vs latency
response curve for a system has three regions. For the first
40% of the sustained bandwidth, the latency response is
nearly constant. The average memory latency equals idle
latency in the system and the system performance is un-
bounded by the memory bandwidth in the constant region.
In between 40% to 80% of the sustained bandwidth, the
average memory latency increases almost linearly due to
contention overhead by numerous memory requests. The
performance degradation of the system starts in this linear
region. Between 80% to 100% of the sustained bandwidth,
the memory latency can increase exponentially over the idle
latency of DRAM system and the applications performance
is limited by available memory bandwidth in this exponen-
tial region.
3D-Stacked PIM based on Hybrid Memory Cube (HMC)
enables significantly more bandwidth between the memory
banks and the compute units as compared to 2D integrated
PIM, e.g. maximum theoretical bandwidth of 4 DDR3-1066
is 68.2 GB/s where as 4 HMC links provide 480 GB/s [22].
If the workload is operating in the exponential region on
bandwidth vs latency curve of DDR3 based system, using
HMC will move the workload to operate again in the con-
stant region and average memory latency equals idle latency
of the system. On the other hand, if the workloads are
not bounded by the memory bandwidth, NDC architecture
based on 3D-stacked PIM would not be able to fully uti-
lize the excessive bandwidth and goal of reducing the data
movement can be achieved instead by 2D integrated PIM.
Figure 1d shows the average bandwidth consumption as a
fraction of sustained maximum bandwidth. The data reveal
Spark workloads consume less than 40% of sustained maxi-
mum bandwidth at 1866 data transfer rate and thus operate
in the constant region. Awan et al. [8] study the bandwidth
consumption of Spark workloads during the whole execution
time of the workloads and show that even when the peak
bandwidth utilization goes into the exponential region, it
lasts only for a short period of time and thus, have a negli-
gible impact on the performance. Thus we envision 2D in-
tegrated PIM instead of 3D stacked PIM for Apache Spark.
4.4 The case of Hybrid 2D integrated PIM and
ISP for Spark
K-means is also an iterative algorithm. It has two distinct
phases (see Figure 1h), heavy I/O phase followed by negli-
gible I/O phase. The heavy IO phase has low cpu utiliza-
tion. This phase implements kmeans|| initialization method
to assign initial values to the clusters. This phase can be
mapped to hardware accelerators in the programmable logic
inside the storage, where as the main clustering algorithm
can be mapped to 2D integrated PIM.
5. CONCLUSION
We study the characteristics of Apache Spark workloads
from the NDC perspective and and position ourselves as fol-
lows; i) Spark workloads, which are not iterative and have
high ratio of % cpu waiting for I/O to % cpu in user mode
like SQL queries, filter, word count and sort are ideal candi-
dates for ISP, ii) Spark workloads, which have low ratio of %
cpu waiting for I/O to % cpu in user mode like stream pro-
cessing and iterative graph processing workloads are bound
by latency of frequent accesses to DRAM and are ideal can-
didates for 2D integrated PIM, iii) Spark workloads, which
are iterative and have moderate ratio of % cpu waiting for
I/O to %cpu in user mode like K-means, have both I/O
bound and memory bound phases and hence will benefit
from the combination of 2D integrated PIM and ISP and
iv) to satisfy the varying compute demands of Spark work-
loads, we envision an NDC architecture with programmable
logic based hybrid ISP and 2D integrated PIM.
(a) Average percentage CPU in user mode, wait on I/O and
in idle state during the execution of Spark workloads
(b) Spark workloads do not saturate the disk bandwidth
(c) Spark workloads are DRAM bound (d) Spark workloads do not experience loaded latencies
(e) Sql Join (f) Windowed Word Count
(g) Page Rank (h) Kmeans
Figure 1: Characterization of Spark workloads from NDC perspective
Future work involves quantifying the performance gain
for Spark workloads achievable through programmable logic
based ISP and 2D integrated PIM.
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